ABSTRACT In this paper, we introduce p-channel InAs-Si tunnel field-effect transistors (TFETs) fabricated using selective epitaxy in nanotube templates. We demonstrate the versatility of this approach, which enables III-V nanowire integration on Si substrates of any crystalline orientation. Electrical characterization of diodes and of TFETs fabricated using this method is presented; the TFETs exhibit a good overall performance with on-currents, I on of 6 μA/μm (|V GS | = |V DS | = 1 V) and a room-temperature subthreshold swing (SS) of ∼160 mV/dec over at least three orders of magnitude in current. Temperature-dependent measurements indicate that SS is limited by traps. We demonstrate improved TFET I on performance by 1-2 orders of magnitude by scaling the equivalent oxide thickness from 2.7 to 1.5 nm. Furthermore, a novel benchmarking scheme is proposed to allow the comparison of different TFET data found in literature despite the different measurement conditions used.
I. INTRODUCTION
The tunnel field-effect transistor (TFET) is considered the most promising electrical switch for ultra low-power electronics, because it should enable sub-k B T/q switching and low-voltage operation. In general, TFETs are based on a gated p-i-n structure and can benefit from the immense technological development already done for MOSFET devices based on n-i-n or p-i-p structures for n-or p-type devices [1] , [2] . Therefore, Si-based TFET technologies are the most mature and most scaled, and simple circuits have been demonstrated based on strained Si nanowires (NWs) [3] . Although the steepest subthreshold swings (SS) have been obtained in Si [4] , [5] , it likely will be difficult to achieve sufficiently high on-currents in pure Si devices because of the the large bandgap (E G ) of Si. Thus, boosters such as heterostructures are needed to lower the effective tunnel barrier and enable high on-currents. III-V TFETs based on different material systems have already been demonstrated and exhibit good performance metrics [6] , [7] . However, integration of different material sets for both n-and p-channel TFETs on/with Si is a major challenge for III-V-based technologies. Here we explore the integration and performance of the InAs-Si material system as a p-channel TFET device. This heterojunction provides a small effective tunneling bandgap, which should result in high I on , whereas the larger bandgap of Si in the channel and drain region gives a low I off and lower interface trap density (D it ) than a low-bandgap III-V channel. Moreover, working on a Si platform allows us to benefit from all the established standard CMOS processes.
In this paper, we present a new approach to integrate individual InAs-Si heterostructure NW TFETs onto Si using selective epitaxy in nanotube templates (tmpl.NW). This approach allows the integration of NW TFETs on Si of any crystalline orientation. The basis for it is the template-assisted growth of vertical III-V NWs on Si substrates with (111), (110) and (100) orientations which we recently demonstrated (see Fig. 1 ) [8] . Former InAs-Si NW p-type TFETs we have demonstrated [9] are based on selective area growth (SAG) of InAs NWs within patterned thin oxide films. This conventional NW (conv.NW) process allows the growth of only (111) InAs NWs and thus requires Si (111) substrates. Compared with conv.NW growth, the template-assisted approach provides a much greater processing window as the dimensions and orientations are pre-determined by the template and parasitic radial growth is eliminated [10] . This provides a higher potential for NW diameter scaling than the conv.NW approach. The advantages of the tmpl.NW integration approach with respect to conv.NW growth are summarized in Fig. 1 .
Here, we show the first p-type InAs-Si TFETs based on this new template-assisted epitaxial growth. These TFETs are initially benchmarked against InAs-Si TFETs fabricated using conv.NW growth [9] . Furthermore, by scaling the equivalent oxide thickness (EOT) from 2.7 to 1.5 nm, the I on performance of tmpl.NW devices is improved by about two orders of magnitude. Based on the template-assisted method, we demonstrate in addition the possibility of a source replacement approach which could simplify co-integration of p-type and n-type III-V TFETs onto the same Si substrate. Finally, we also propose an alternative benchmarking of TFETs, allowing a better comparison of devices measured at different biasing conditions.
II. DEVICE FABRICATION
The main device processing steps are illustrated in Fig. 2 . The process flow for the conv.NW device is described in more detail elsewhere [9] . In both cases, the intrinsic Si channel (i-Si, N A ∼ 10 15 cm −3 ) is first grown by molecular beam epitaxy (MBE) at 750 • C on heavily doped p-type Si wafers (drain). For the nanotube template process, sacrificial NWs are defined by electron-beam lithography and HBr:O 2 etching of a 500-nm-thick deposited amorphous Si (α-Si) layer, 120 nm i-Si channel and 80 nm of p-Si substrate (see Fig. 2 ). SiO x nanotubes with an inner diameter of 100 nm are created by coating the Si NWs using plasma-enhanced chemical vapor deposition (PECVD) of Tetraethyl orthosilicate (TEOS) at 400 • C and opening the top part of the oxide by dry etching. Subsequently, the α-Si is etched selectively with respect to the Si (111) using 25% Tetramethylammonium hydroxide (TMAH) at 80 • C. The Si (111) substrate is chosen based on greater etch selectivity in the TMAH etching step, which allows us to define the channel length accurately; but the process is compatible with standard Si (100) substrates as shown in Fig. 1 , making our approach CMOS compatible.
Si-doped (n-type) InAs NWs (source) are then selectively and epitaxially grown inside the nanotubes at 520 • C. From earlier calibrations [11] , we estimate an InAs doping concentration of around 4×10 17 cm −3 . The oxide template is removed around the InAs NWs, and a gate-all-around (GAA) gate stack of Al 2 O 3 (5.5 nm) or Al 2 O 3 /HfO 2 (2.2 nm, 2.4 nm) for the scaled EOT devices and TiN/SiO 2 (20 nm, 20 nm) is deposited by atomic layer deposition (ALD) at 250 • C and 300 • C, respectively. Then, photoresist is spin-coated and etched back by RIE to define the gate length. The SiO 2 cap is dry etched and the resist is stripped in acetone to reveal the top part of TiN, which is wet Alternatively, we explored the fabrication of a source-replacement TFET, using a dummy source that was replaced by InAs after full gate stack formation, see illustration in Fig. 3 . In this case, a dielectric gate stack consisting of SiO 2 /Al 2 O 3 /HfO 2 (2 nm, 3 nm, 2 nm) was deposited on the Si dummy source. After etching of the Si dummy source in TMAH and a HF clean, the InAs source was selectively grown in place. Although the full process flow could be finalized, electrical measurements on current devices revealed a large leakage path through the remaining HfO 2 dielectric in the top part of the InAs segment so that proper TFET functionality could not yet be established.
III. ELECTRICAL CHARACTERIZATION
Traditionally the presence of a region of negative differential resistance (NDR) in the output characteristics of a TFET device has served as means for verifying whether the measured current in fact originates from the tunnel junction. Such a characteristic is shown for a Si-InAs p + -n + diode in Fig. 4 (solid red line) . However, the TFETs reported here are all based on p-i-n structures with a lower doping in the InAs part than the p + -n + diode [12] , which will therefore not exhibit an NDR unless biased at very large negative gate potential. I(V) characteristic for the fabricated p-i-n TFET is reported in Fig. 4 .
In Fig. 5 the performance of the tmpl.NW TFETs (red solid circles) is compared with the conv.NW TFETs (blue open squares). Both types of TFETs having the same parameters such as diameter, gate stack, etc achieve the same performance. The results manifest that the same quality of heterojunction is obtained by the templated approach as has been also seen in InAs-Si tunnel diodes before [8] . The green solid lines correspond to tmpl.NW TFETs with the EOT scaled to 1.5 nm. The EOT scaling boosts the current of the tmpl.NW devices by about one to two orders of magnitude to 50 μA/μm at V GS = V DS = |1 V|. Since InAs is a direct bandgap material with its lowest E G at the -valley, the ON state can be described in a first approximation by the Wentzel-Kramers-Brillouin (WKB) method. Scaling the EOT from 2.7 nm to 1.5 nm should increase the tunneling probability by a factor of 40X, which qualitatively fits well to our experimental data. However, also the OFF state current increases due to large leakage at this high voltage bias (|V DS | = 1 V).
The biasing scheme in Fig. 5 used a positive V S bias to the InAs source (negative bias region for the p-i-n diode), while grounding the substrate (drain). In this configuration, the barrier at the tunnel junction is highly dependent on V S as a change in V SD also results in a direct change in V GS , 178 VOLUME 3, NO. causing a threshold voltage shift (V t ). This increases the I on measured compared to normal TFET operation. For real device operation, a more appropriate biasing scheme (used in the subsequent figures) is based on the use of a negative V D combined with a grounded source potential. In this case, the V GS value determining the position of the bandgap in the channel is no longer directly influenced by the value of V DS , thus the shift in the transfer characteristics disappears [ Fig. 6(a) ]. The transfer characteristics, I D (V GS ), and normalized transconductance, g m , are shown in Fig. 6(b) for two different temperatures. We measured an I on of ∼ 0.2 μA/μm at |V GS | = |V DS | = 0.5 V and I on of ∼ 6 μA/μm at |V GS | = |V DS | = 1 V and an I on /I off ratio of ∼10 6 . The steeper SS obtained at 130 K is evidence of the presence of traps, both at the InAsSi junction [13] and at the gate dielectric-semiconductor interface, which limits sub-60mV/decade operation. As the temperature is reduced, the traps are gradually frozen out which explains the improvement of the SS at lower temperatures. Concerning the traps stemming from dislocations at the InAs-Si junction, these may be reduced by scaling the nanowire diameter below a critical dimension, as have been shown in [14] . Traps at the high-k/semiconductor interface are responsible for the large value of extracted D it , around 10 12 cm −2 ·eV −1 for single Si NWs, which is about an order of magnitude larger than for planar references with the same gate stack, and ∼10 13 cm −2 ·eV −1 for InAs NWs [15] . To some extent these traps could explain the rather large value of SS. Thus, diameter scaling and gate stack optimization could be both beneficial to obtain a sub-60 mV/dec slope. Fig. 7 shows I D /I G vs. V GS , indicating that gate leakage is not a limiting factor in the region of interest for these devices, although the gate leakage limits the minimum I off for large V DS . The increase of I off seen in Fig. 6(a) is not due to the intrinsic device performance but it is a result of gate leakage in this region. The TEM image in Fig. 2 shows that the gate has a substantial overlap on the InAs segment (source), hence it "collects" leakage from a greater region than the "active" region around the tunnel junction. Moreover, this overlap, and hence gate leakage, may vary among devices. However it only plays a role in the OFF state and does not influence the subthreshold swing outside of this region.
In Fig. 8 SS is displayed as a function of I D at V DS = −0.25 V; about a value of 160 mV/dec for more than three decades of current at 300 K is reached. The TFET output characteristic exhibits excellent current saturation and is not limited by series resistance in the linear region (Fig. 9) . The I on is almost independent of the temperature as expected for a band-to-band tunneling (BTBT) regime, which is consistent for both conv.NW and tmpl.NW devices (Fig. 10) .
IV. TUNNEL FET BENCHMARKING
TFET benchmarking is extremely challenging because the biasing conditions and hence the cited values of SS, I on etc. differ. Thus, references often cite only selected figures of merit, such as a small SS or a large I on , which do not give the full picture. This aggravates a fair benchmarking. In addition, usually only the minimum SS, which is not a useful figure of merit for actual device operation, is reported. Here, we attempt a fair benchmarking approach by plotting SS as
where I Dmin is the minimum chosen I D value, and V GSmin is the corresponding V GS value (see Fig. 11 ). SS is then plotted vs. I D /V DS , as shown in displayed using an exponential scale for SS, as this highlights the differences in the low SS regime better. All TFETs in the benchmarking plot are biased at |V DS | ≥ 0.25V. The choice of a lower V DS could impact SS since lower V DS provides in principle lower I Dmin , thus also the average slope would be reduced. However, this is only true when I Dmin has not reached a saturation value, I off , which is determined by intrinsic device physics and/or gate leakage. Hence, if a device at low V DS exhibits a small I off , steeper SS and high I on , then it will show the best performance tradeoff. Thus, the criteria to achieve a small I off is already taken into account in this benchmarking method. Moreover, we consider it as a fair benchmarking plot for TFETs since a low V DS operation is desirable for low-power applications, while still the devices being able to achieve high currents in the ON state. Determining the point of I D at the top of the slope is somewhat subjective, but should have been counteracted by the measures discussed before. If one chooses a larger I D value (higher V GS and/or V DS ), this will be offset by a deteriorated SS. As a result, individual values will change, but when comparing devices, the general picture does not change significantly, i.e., it is still clear which devices are better since here the new performance metric is the trade-off between high I on and small SS. Therefore, we believe this new benchmarking to be a fair comparison. In a similar fashion, one may choose to plot the values obtained over three decades of current or measured to the maximum value of I D . We must stress though that it is important to evaluate devices on the same basis, i.e., choosing an appropriate number of decades of current. Moreover, different technologies provide a varying degree of potential for further scaling and device optimization, which is not taken into account here. Data points are estimated from published graphics, based on our best efforts, thus this can provide a source of variability. Also, values may deviate from cited data if the biasing conditions used were not the same, for example different V DS or V GS . All data points are measured at room temperature, DC-biased and taken from the "best device."
V. CONCLUSION
We have reported p-channel InAs-Si TFETs based on NWs fabricated inside nanotube templates and integrated on Si. First we demonstrated that the performance of the devices fabricated using nanotube templates match that of devices based on conventional nanowire growth process. Secondly, we boosted the I on current to 6 μA/μm by scaling the EOT. Furthermore, we have introduced a "fair" benchmarking of TFET devices, and found that the performance of our devices are comparable with that of other state-of-the-art TFETs, however their real merit lies in their integration potential. The new template approach provides a unique integration capability for GAA III-V heterostructure TFETs on Si of any crystalline orientation. 
